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Abstract. Solver competitions have been used in many areas of AI to assess the current state of the art and guide future research
and development. AI planning is no exception, and the International Planning Competition (IPC) has been frequently run for
nearly two decades. Due to the organisational and computational burden involved in running these competitions, solvers are
generally compared using a single homogeneous hardware and software environment for all competitors. To what extent does the
specific choice of hardware and software environment have an effect on solver performance, and is that effect distributed equally
across the competing solvers?
In this work, we use the competing planners and benchmark instance sets from the 2014 IPC to investigate these two ques-
tions. We recreate the 2014 IPC Optimal and Agile tracks on two distinct hardware environments and eight distinct software
environments. We show that solver performance varies significantly based on the hardware and software environment, and that
this variation is not equal for all planners. Furthermore, the observed variation is sufficient to change the competition rankings,
including the top-ranked planners for some tracks.
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Robustness
1. Introduction
Competitions in AI are a useful focal point for re-
searchers, help to drive forward research and develop-
ment of solver algorithms, and provide incentives for
widely sharing tools and benchmarks. Competitions
also play a prominent role in evaluating and improv-
ing the state of the art of their particular research ar-
eas. Examples include AI planning, SAT, ASP, CSP,
and machine learning [1–5]. Among those, the Interna-
tional Planning Competition (IPC) is one of the best-
known, longest-running and most thoroughly designed
competition series [6, 7]. Organised periodically since
1998, the IPC provides a good example of the impact
of competition results on AI planning research, and on
planning applications. While all the planning engines
tested in the IPC are available to be used after the com-
petition, top-ranked planners receive much of the at-
tention and drive the research direction of the field in
the years thereafter.
The great impact and success of top performing
solvers implicitly rests on the assumption that, at least
from a qualitative point of view, conclusions derived
from competition results generalise well to other –
even significantly different – hardware and software
environments than those used for running the compe-
tition. It is well-known that competition results are al-
ready strongly affected by the set of benchmark in-
stances, the evaluation function used to assess solver
performance, the way problem instances or planning
domains are modelled, and the set of competitors [8–
14]. Moreover, an analysis performed on the SAT com-
petition showed that ranks of solvers are also affected
by pseudo-random number seeds used in randomised
solvers [15].
Interestingly, an investigation performed by Howe
and Dahlman in 2002 showed that the relative (qual-
itative) performance of planners can vary when run
using different hardware configurations [8]. However,
as their work focused on identifying potential sources
of performance variation, their analysis on the impact
of hardware and software configuration was limited to
assessing differences between two different machines
having the same software configuration. In this work,
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we present the first thorough study of the impact of
hardware and software environment choices, as well
as resource limits, individually and jointly, on com-
petition outcome. Specifically, our aim is to attempt
to identify and isolate some aspects that have unequal
impact on planner performance, with the hope that
these will help with performing (and interpreting) fu-
ture comparisons between planning engines.
We focus our analysis on two deterministic tracks
of the 2014 International Planning Competition, the
Optimal and Agile tracks. These two tracks provide a
very interesting test-bed, as they rank competitors us-
ing nearly opposite metrics. In the Optimal track plan-
ner running time is of limited importance: planners
are assessed according to their ability to generate opti-
mal solution plans within the (large) given cutoff time.
On the contrary, in the Agile track the quality of so-
lutions is irrelevant, as planners are ranked according
to their ability to quickly find a solution. The selected
tracks also differ in terms of the benchmark instance
sets used.
Our experimental analysis involves two hardware
configurations and eight different software configura-
tions. The software configurations include the choice
of C++ compiler version, Python interpreter version
and Java version. When running experiments on all
possible combinations of hardware and software con-
figurations, we also evaluate the impact of solver
stochasticity and different running time and memory
limits. Our results show that, in addition to verifying
the well-known impact of memory and running time
limits [8, 12], competition rankings can be affected by
both hardware and software configurations. The source
code for all planners, problem instances and domains,
and all experimental results have been made publicly
available. 1
The remainder of this paper is organised as follows.
First, we give some background on the 2014 Interna-
tional Planning Competition. Then, in Section 3, we
describe potential sources of planner performance vari-
ation. Section 4 describes the experiment design used
in our work. We present and discuss our experimen-
tal results in Section 5 and then conclude with a brief
discussion of the effect of our results on the IPC.
2. The International Planning Competition
Automated planning studies the problem of finding
a totally or partially ordered sequence of actions that
1https://www.cs.ubc.ca/labs/beta/Projects/
CompetitionPerformanceSensitivity
transform a given problem environment from an initial
state to a goal state (of which there may be several)
[16]. Actions are usually expressed in terms of precon-
ditions and effects. Preconditions indicate the require-
ments that must hold to apply an action, while effects
are the consequence (including the cost) of applying
the action to modify the state of the world.
The International Planning Competition has been or-
ganised since 1998, with the aims of fostering the de-
velopment and comparison of planning approaches, as-
sessing the current state of the art in planning, and
identifying new and challenging benchmarks. In this
paper we focus on the eighth edition of the IPC, held in
2014. For a summary of the history of previous IPCs,
the interested reader is referred to López et al. [17].
IPC 2014 was held in three distinct parts: the de-
terministic part focused on fully observable environ-
ments where actions are atomic with deterministic ef-
fects and planning is episodic, with the presence of ac-
tion costs, negative preconditions and conditional ef-
fects; the learning part, which relaxes the episodic as-
sumption to allow planners to learn from prior experi-
ence; and the probabilistic part, with stochastic transi-
tions and partial observability.
The deterministic part is the longest running part of
IPC, and is the part that traditionally has the highest
number of participants (67 in IPC 2014). Hereinafter
we will focus on this part. Among the five tracks of the
deterministic part of IPC 2014, here we consider the
Agile (15 participants) and Optimal (17) tracks. The
Agile track was introduced in 2014, while the Optimal
track is among the longest-standing in the IPC.
The set of benchmarks used in the Agile track in-
cludes the following 14 domains: Barman, Cave Div-
ing, Child-Snack, CityCar, Floortile, GED, Hiking,
Maintenance, Openstacks, Parking, Tetris, Thoughtful,
Transport, and Visitall. In the Optimal track, the Tidy-
bot domain has been used in place of Thoughtful. For
each track, 20 instances per domain were selected fol-
lowing a specifically-designed protocol [18].
In the Optimal track, SymBA-2, which is based on
a symbolic bidirectional blind search with perime-
ter abstraction heuristics, was declared the winner
and cGamer-bd, a bidirectional symbolic search ap-
proach that extends the Gamer planner (winner of
the corresponding track in IPC 2008), was declared
as the runner-up. Finally, Yahsp3, which performs a
search embedding delete-relaxed heuristics, was de-
clared as the winner of the Agile track of IPC 2014 and
Madagascar-pC, which exploits a SAT-based approach
to planning, was declared the runner-up.
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For more information about the competition, includ-
ing complete results, source code of planning systems,
and domain models, the interested reader is referred to
the analysis of the IPC 2014 results [18], and to the
official competition website.2 Detailed descriptions of
the planning systems can be found in the IPC 2014
booklet [19].
3. Sources of performance variation
When performing empirical analyses or compar-
isons, there are many potential influences on software
performance variation. We attempt below to introduce
as many such sources as possible, although we ac-
knowledge that a full cataloguing is impossible. We in-
vestigate a subset of these sources in this work, but in-
clude all of them as a contribution and reference for
future work.
3.1. Solver randomisation and other stochastic effects
Many solvers take advantage of randomisation to
improve average-case performance and to avoid man-
ual deterministic development choices. This randomi-
sation can result in very different solver trajectories
in repeated runs with different random seeds, with a
correspondingly wide variation in the resulting per-
formance. In satisfiability and other domains, empir-
ical results demonstrate that the running time to find
a valid solution is often exponentially distributed for
randomised solvers [8, 20–23]. Even in the impossible
case of holding everything constant in the execution
environment other than random seeds, solver stochas-
ticity would cause repeated runs to differ significantly
in performance. This has also been shown empirically
by Hurley and O’Sullivan [15].
Other stochastic effects on solver performance can
come from the use of shared machines for experiment
execution, such as large compute clusters or virtualised
commodity environments such as Amazon EC2. CPU
core allocation also has effects, as cache connections
can vary depending on the core assignment in modern
CPUs. Finally, even with no other jobs running on the
same machine the operating system can (and will) con-
text switch an experiment process in the middle of ex-
ecution, causing variance in measurements of running
time.
2https://helios.hud.ac.uk/scommv/IPC-14/
3.2. Running time and memory limits
Generally, allocating more running time or memory
to solver executions will result in more problem in-
stances solved. However, this improved performance
with increased limits tends to not be distributed evenly
across all solvers. For example, solvers with extensive
caching or precomputation (including use of pattern
databases) may benefit from increased memory lim-
its more than other solvers. Most solver competitions,
including those in automated planning, evaluate com-
petitors with fixed limits for running time and mem-
ory. There has historically been little investigation into
competitor performance outside of these limits, and the
4 GB limit used in the IPC is now less than that avail-
able in many commodity laptop computers.3 We per-
form an investigation in this work studying how the
benefits of higher or lower limits are distributed among
competing solvers.
3.3. Hardware architecture
It is clear that hardware choices such as the CPU can
affect solver performance. However, there are many
choices differentiating the hardware environment of
different machines, and CPU clock speed is no longer
the primary source of increased performance. Perfor-
mance differences can also come from CPU cache lev-
els, processor architecture, memory bandwidth, local
storage medium, network interconnection where appli-
cable, and more. We are not aware of any solver com-
petitions measuring competitor performance across
several different machine configurations, and in this
work we make a small step toward this goal by evalu-
ating solvers on two distinct compute clusters.
3.4. Software architecture
In addition to hardware configuration, there are
many aspects of the software environment configura-
tion that can affect solver performance. These choices
include the operating system used, system library op-
tions and versions (e.g. LIBC), and the compilation
toolchain used for building and linking a given solver
and all of its dependencies. Furthermore, there can be
performance differences based on the interpreter ver-
sion and configuration settings for interpreted or JIT-
compiled languages like Python or Java. We investi-
gate the effects from 8 different software configura-
tions in this work.
3This limit has been increased to 8 GB for IPC 2018.
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3.5. Choice of benchmark distribution
Evaluating solver performance requires runs on one
or more problem instances forming a benchmark set.
(In planning, these instances are additionally from dis-
tinct planning domains.) Benchmarks should be chal-
lenging for the participating solvers, and need to al-
low for performance differences between solvers to be
identified. In a nutshell, benchmarks must be neither
too challenging, where no solver is able to provide any
solution within the given resource limits, nor trivially
solvable: in both cases, no differences between solvers
can be identified. In some areas of AI the complex-
ity of problems can be evaluated statistically, without
running any solver, by considering the phase transition
[24, 25]. This is usually not the case in planning. A
phase transition has been demonstrated for randomly-
generated graphs [26, 27], but is typically unknown on
instances from newly-designed domain models. How-
ever, recent work by Cohen and Beck [21] provide an
empirical investigation of the phase transition phenom-
ena for heuristic search, focusing on the exploitation of
greedy best first search. In fact, the difficulty of plan-
ning problems has been mainly assessed experimen-
tally, i.e., by running solvers. For instance, the recently
introduced Torchlight tool [28] allows planner devel-
opers and users to analyse the search space topology of
planning problems under the delete-relaxation heuris-
tic.
Beside the issue of assessing problem instance com-
plexity, planning instances are often created using ran-
domised generators, where a few parameters define the
size and the complexity of the resulting instances. The
choice of problem instance domains, randomised gen-
erator settings, and instance set size and distribution
will all have an (uneven) effect on competing solver
performance. We consider this source of variation out
of scope for this work, and focus solely on the official
benchmark instances used in the 2014 IPC. A discus-
sion on protocols for benchmark selection in planning
competitions is provided by Vallati and Vaquero [14],
and recommendations on benchmark selections were
also provided by Howe and Dahlman [8].
3.6. Choice of performance aggregation and ranking
mechanism
Given a set of solvers and benchmark problem in-
stances, competition organisers and others interested
in empirical performance evaluation must make fur-
ther evaluation decisions. These decisions include how
solver performance is aggregated across the set of
benchmark problems, and the metric used (running
time, instance set coverage, solution quality). Some
competitions use an absolute scoring mechanism (such
as mean running time), while others like the IPC use
scoring mechanisms where each competitor can have
an effect on the score of other competitors. In fact,
each track of the IPC typically uses its own scoring
mechanism. Tiebreaking mechanisms can also affect
the final solver rankings. All of the above choices have
been held constant in the IPC for some time, and while
the question of whether there are qualitatively better
choices is an interesting one, we consider a full treat-
ment of this topic to be out of scope for this work.
However, performing an initial analysis of these effects
is useful and straightforward with existing competi-
tion data, and can help contextualise and characterise
the relative impact of different scoring mechanisms on
solver rankings. In section 5.4 we provide the results
of such an empirical analysis, looking at the effect of
alternative scoring mechanisms on the two IPC 2014
tracks considered in this paper.
4. Experiment design
For our experimental analysis, we chose two se-
quential, deterministic tracks of the 2014 International
Planning Competition (IPC): the Agile and the Opti-
mal tracks. These two tracks provide a very interesting
test-bed, as they rank competitors using nearly oppo-
site metrics and also differ in terms of the benchmark
sets. The Optimal track is among the longest-standing
tracks in the IPC series, with many participating plan-
ners and substantial impact on the field of AI planning.
While the Agile track was new for IPC 2014, its em-
phasis on planner running time and low resource re-
quirements made it ideally suited for our analysis.
In the Agile track, competing planners are evaluated
based on the running time required to find any satis-
ficing plan, with no regard to the quality of that plan.
There were 15 competing planners in the IPC 2014 Ag-
ile track, evaluated on 20 benchmark instances from
each of 14 planning domains (280 instances in total).
These planners were given a running time limit of 300
CPU seconds, on a single CPU core, and performance
was evaluated using the IPC running time score. For
each problem instance i, let t∗i be the minimum run-
ning time required for any competing planner to pro-
duce a satisficing plan. Any planner that successfully
produces a satisficing plan in time t will receive a score
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Table 1
Hardware specification of the Orcinus and Galileo computer clusters
used in our experiments, and of the cluster used to run the official
IPC-2014 competition. Unfortunately, the IPC-2014 cluster has been
upgraded since the competition and the CPU model used at the time
of the competition is unknown.
Cluster Nodes Total Cores Cores/node CPU type CPU Ghz
Orcinus 544 6528 12 Xeon X5650 2.67
Galileo 516 8256 16 Xeon E5-2630 v3 2.40
IPC-2014 34 136 4 – 2.39
Cores/CPU Cache [MB] RAM [GB/node] OS
Orcinus 6 12 24 CentOS 5.0
Galileo 8 20 128 CentOS 7.0
IPC-2014 4 12 8 Red Hat 4.4.7
of 1/[1 + log10(t/t∗i )] for i. Failure to produce a satis-
ficing plan within the CPU time limit results in a score
of 0 for i. If t is less than 1 CPU second, the score is
set to 1, to prevent large score differences on trivial in-
stances. The final score for each competing planner is
the sum of the scores for that planner over all instances
i of the benchmark set.
In the Optimal track, competing planners are evalu-
ated based on the ability to find an optimal-cost plan.
There were 17 planners competing in the Optimal track
of IPC 2014, again evaluated on 280 benchmark in-
stances (20 instances from each of 14 domains). These
planners were given 30 CPU minutes of running time,
on a single CPU core. The running time required to
produce this plan plays no role in scoring, and planners
are simply assigned a score of 1 if an optimal plan was
produced for instance i, and 0 otherwise. As for the Ag-
ile track, the final score for each competing planner is
defined as the sum of the individual instance scores.
Many of the planners from the selected tracks re-
quired some modification in order to run successfully
on our hardware and software configurations, for ex-
ample to avoid writing temporary files into their source
directories and polluting results when executing runs
concurrently. The planners requiring the most mod-
ifications were cGamer-bd, DPMPlan, MIPlan and
NuCeLaR; these planners all use the same parser for
grounded PDDL, which writes files into the directory
containing the planner’s source code. In order to adapt
the parser to our environment and support runs per-
formed in parallel, we modified the source code to in-
stead write these files into the planner’s working di-
rectory. An analogous solution was applied to RIDA,
where the planner also dynamically wrote files into its
own source directory [19].
We consider these modifications minor and do not
believe that they had any effect on planner execution
or running times. There were two planners that could
not be made to work in our environments, namely the
Freelunch planner from the Agile track and the All-
Paca planner from the Optimal track. In the case of
Freelunch, we could not successfully run the planner
on either of the computer clusters or with any version
of Java at our disposal. As far as we can determine, this
was caused by the high-memory shared environment
on each cluster node, as Freelunch would crash imme-
diately on launch with a Java JVM memory allocation
exception. In the case of AllPaca, the planner relied on
the presence of a specific commercial Lisp variant, and
we were unable to modify it to work with any of the
Lisp distributions available on our systems. These two
planners have therefore been removed from our results.
Both planners were ranked outside of the top 5 plan-
ners in their respective tracks, placing approximately
in the middle of the competition rankings. We fully ex-
pect that if these issues were to be fixed, they would
not significantly change our data or conclusions.
In order to investigate the performance effects of
hardware architecture, we utilized two large compute
clusters: the Compute-Calcul Canada WestGrid Orci-
nus cluster 4 and the Italian CINECA Galileo cluster. 5
More details on the hardware and software configura-
tion of these clusters are given in Table 1. Hyperthread-
ing was disabled on both clusters. We note that both
4https://www.westgrid.ca/support/systems/orcinus
5http://www.hpc.cineca.it/hardware/galileo
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Orcinus and Galileo have more (and more powerful)
CPU cores than those of the cluster used for running
the IPC 2014. It is also noticeable that they share the
same OS, though in different versions. Both the hard-
ware architecture and the OS are elements that are of-
ten beyond our control, but can still have an impact on
the performance of solvers, as we demonstrate in this
work.
Due to the significant resource requirements of re-
producing the IPC competition results, we were limited
to these two clusters, as we had existing large resource
allocation grants for both. We expect that the variance
results in this paper will be similar or more significant
on other hardware architectures, especially those based
on CPUs other than the newer Intel Xeon chips utilised
in Orcinus and Galileo.
For the analysis of performance variation over dif-
ferent software configurations, we chose to investi-
gate three major software components: GCC compiler
version, Python interpreter version, and Java version.
Nearly every planner was entirely or partially reliant on
components compiled with GCC, and different com-
piler versions are very likely to produce different ex-
ecutables even when identical command-line options
are used. We selected GCC versions 4.7.2 and 4.8.2
as the two configuration options, since 4.7.2 was that
used in the competition and several of the planners do
not successfully compile with versions of GCC more
recent than 4.8.2.
Python and Java were by far the next most common
software dependencies for the planners we considered.
We selected Python 2.7.3 and Oracle Java 1.7.0_45, the
versions used in IPC-2014, as well as Python 2.7.10
and Oracle Java 1.8.0_65, the most recent versions on
which all relevant planners would execute successfully.
The combination of these options resulted in 8 poten-
tial software configurations, all of which were used in
this work. We will frequently refer in our results to the
configuration provided as default in IPC 2014 (GCC
4.7.2, Python 2.7.3, Java 1.7.0) as the base configura-
tion, and the configuration with the most recent of each
option (GCC 4.8.2, Python 2.7.10, Java 1.8.0) as the
newest configuration. However, it should be noted that
IPC 2014 participants were allowed to require a spe-
cific version of software dependencies to be used for
running their planner.
We then evaluated all considered planners from each
track on the entire competition benchmark sets, for
each of the 16 (hardware, GCC version, Python ver-
sion, Java version) configuration options. In order to
account for and measure solver stochasticity, we per-
formed 5 independent runs of each configuration. This
resulted in 80 complete reproductions of the IPC 2014
Agile and Optimal tracks. All planner runs were per-
formed independently in parallel, with each run as-
signed 1 CPU core, 8 GB of RAM, and a running time
limit of 1800 (Optimal track) or 300 (Agile track) CPU
seconds. These running time limits are the same as
those used in the IPC tracks, but the competition mem-
ory limit was only 4 GB.
We have used a memory limit of 8 GB in this paper,
primarily to offset the increased memory usage when
forcing compilation for 64-bit execution. As our focus
in this work is the impact of hardware and software
configuration on planner performance, we also wanted
to avoid memory limits being exceeded as much as
possible. We use our results with an 8 GB memory
limit to produce hallucinated results using a 4 GB limit,
as follows: for each considered planner run, if the 8
GB data shows a peak memory usage for that planner
higher than 4 GB, that problem instance is counted as
unsolved for that planner in the hallucinated data. A
set of experiments performed using hard 4 GB limits
(described in Section 5.2) indicates that these halluci-
nated results are consistent with those obtained by set-
ting hard RAM limits.
All planners were explicitly compiled for 64-bit ex-
ecution, as neither of our clusters have support for 32-
bit execution. The cluster on which IPC 2014 was run
had a 64-bit architecture, however competitors were al-
lowed to require their planners to be compiled and ex-
ecuted as 32-bit. Running time and memory limits in
our experiments were monitored and enforced using
tools from AClib. [29]. 6 These tools are built on top
of standard system tools such as ulimit, and the limit
enforcement is consistent with that used in the IPC.
5. Results
This section is devoted to the empirical evaluation of
the influences of sources of performance variation on
the results of the agile and optimal tracks of IPC 2014.
In many of our results, we make use of so-called bump
charts to graphically represent the performance vari-
ation of our considered planners across several hard-
ware and software configuration options; an example is
shown in Figure 1. In these charts, each vertical “col-
umn” represents the performance of a different set of
runs of our considered planners. The points for each
planner are connected and coloured to better illustrate
the performance differences between configurations.
6http://www.aclib.net
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Fig. 1. Competition ranking among different runs of the Optimal
track with the same “base” configuration on Orcinus.
Table 2
Coverage of different runs on the same hardware (Orcinus) with
the same “base” configuration, for the Optimal track.
Instance coverage
Planner #1 #2 #3 #4 #5 average σ2
cGamer-bd 128 131 131 130 131 130.2 1.7
RIDA 116 118 117 118 117 117.2 0.7
MIPlan 112 113 112 112 114 112.6 0.8
Metis 112 112 112 112 113 112.2 0.2
NuCeLaR 108 110 108 109 109 108.8 0.7
SymBA-1 108 108 108 108 109 108.2 0.2
SymBA-2 108 108 108 108 108 108.0 0.0
Dynamic-Gamer 105 109 107 110 107 107.6 3.8
DPMPlan 100 101 102 102 102 101.4 0.8
Gamer 96 95 98 98 97 96.8 1.7
Cedalion 95 95 95 96 96 95.4 0.3
Rlazya 91 91 92 92 89 91.0 1.5
SPMaS 81 74 74 73 77 75.8 10.7
Hflow 56 56 56 56 56 56.0 0.0
Hpp 15 15 15 15 15 15.0 0.0
Hpp-ce 15 15 15 15 15 15.0 0.0
5.1. The effects of solver randomisation
It is common practice to include randomised com-
ponents in AI planning systems. Randomisation is use-
ful, e.g., for breaking ties during the heuristic search
process, introducing some noise in the heuristic search
state evaluation, and for diversification when perform-
ing search restarts. Evidently, solver performance can
be affected by this source of stochasticity.
In order to quantify this variability, we examine five
independent runs of all the participants of the compe-
tition tracks considered in our study, on the same plat-
form, in this case the “base” configuration of Orcinus.
For planners that allowed it, we fixed the seed param-
eter used for the randomised component. The under-
lying assumption is that this performance variability
is orthogonal to hardware and software configuration
choices, and the results for the other 15 configurations
are indeed very similar.
Figure 1 shows the variation in competition rank of
planners that took part in the optimal track, for each
of the 5 independent runs. Table 2 presents the corre-
sponding numerical values in terms of instance cov-
erage, along with the performance variance for each
planner.7 Very few planners of the Optimal track show
significant variability in terms of coverage. SPMaS and
Dynamic-Gamer are the planners that show the largest
difference in terms of instances solved within the allot-
ted time; most of the planners show a discrepancy of
only 1 or 2 instances.
A similar picture emerges when the performances
of the Agile track planners are analysed. In fact, these
planners show less variation in terms of instance cov-
erage. However, in the IPC Agile track, planners have
been evaluated according to their IPC runtime score.
From this perspective, ArvandHerd and Jasper show
the largest score fluctuations: the score of the former
ranges between 94.0 and 84.8, while the IPC score of
Jasper stays in the 90.0–81.6 range. The impact of this
IPC score variation on the competition ranks is limited:
in each run, at most two pairs of planners swapped their
ranks. However, these results do show that the ranks
can change in repeated runs.
For both the considered clusters, we were allowed to
reserve cores –with the corresponding amount of ded-
icated RAM– for our experiments, hence minimising
the variability due to having different processes shar-
ing such resources. We are confident that to the extent
possible without deep planner source code modifica-
tion, we isolated the impact of planner randomisation
and reduced the impact of variance due to hardware
and software factors not considered in this work.
These experimental results confirm that, while the
performance variation of these planners due to stochas-
ticity tends to be limited, it cannot be ignored. For
this reason, in order to try to correctly account for
stochasticity when assessing the impact of the different
sources of variation in the following subsections, the
7Table caption: Coverage of different runs on the same hardware
(Orcinus) with the same “base” configuration, for the Optimal track.
We used this footnote as the provided tex style seems to have issues
with captions of tables.
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presented results will be derived by considering aver-
age performance over the five independent runs per in-
stance. However, it is important to mention that there
is still a possibility that a portion of the planner perfor-
mance variation observed in our experiments is due to
stochastic noise that has not been removed by consid-
ering the average of multiple runs.
5.2. The effects of memory limits
It is well known that the amount of RAM avail-
able for a planner has a strong impact on its perfor-
mance [8, 12]. In addition to providing further confir-
mation of this previous work, in this section we are in-
terested in investigating if this source of variation simi-
larly affects all of the planners considered in our study.
To investigate this, we considered the five indepen-
dent runs of our “base” configuration on Orcinus. The
memory limit used for these runs was 8 GB, as with the
other experiments in this work. We recorded the peak
memory usage for each run, which we used to halluci-
nate the result of running each planner with a memory
limit lower than 8 GB. This approach does not work for
planners that pre-allocate resources to fill their mem-
ory allocation, but in practice, we did not see this be-
haviour in the planners we studied. We performed an
additional set of runs with an explicit 4 GB RAM limit
to test the effect of hallucinating lower memory limits,
and planner performance was very similar to the hallu-
cinated predictions (with the exception of some plan-
ners from the Gamer family, discussed further below).
Figure 2 shows the hallucinated cumulative cover-
age of the Optimal track planners with respect to the
available amount of RAM. Interestingly, most of the
planners show a significant performance improvement
when the amount of available RAM ranges between 4
and 5 GB. Moreover, planners based on Java –from the
Gamer family– show a very peculiar behaviour: almost
no solutions are found when less than 3 GB of RAM
are available. The effect of the Java Virtual Machine on
memory consumption can be clearly observed by look-
ing at the performance of NuCeLaR, a portfolio plan-
ner that exploits Gamer as a basic solver. In fact, we
observed that, when manually configured by using the
ms and mx JVM parameters, the RAM requirements of
the planners that use Java can be significantly reduced.
Hallucinated instance set coverage of planners that
took part in the Agile track of IPC 2014 were simi-
lar to those discussed above: Java-based planners re-
quired at least 3 GB of RAM in order to solve any in-
stance. However, one difference between the Agile and
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Fig. 2. Cumulative distribution function of the coverage over the
RAM consumption for the solved instance in the Optimal track on
Orcinus (“base” configuration).
Optimal planners was that the coverage of the Agile
planners was not typically improved when more than
4 GB of RAM were available. Exceptions were only
Madagascar-p and Yahsp3-mt, which were able to ex-
ploit the higher memory limit to solve more instances.
Finally, by examining the performance of Java-
based planners across our Java 1.7 and Java 1.8 con-
figurations, we conclude that the latter typically forces
planners to use a larger amount of RAM, on average
around 1 GB more.
5.3. The effects of running time limits
It comes as no surprise that increasing or decreas-
ing the available running time has an impact on the
performance of many planners. However, it is also
a common belief in the literature that most classical
planners either solve a problem quickly or not at all
within reasonable running time [8, 30]. In this sec-
tion, we aim to investigate this hypothesis, as well as to
examine whether the performance differences result-
ing from different running time limits are evenly dis-
tributed across planners.
Figure 3 shows the cumulative number of solved in-
stances for planners that took part in the IPC 2014
Optimal track. Experiments were run on our Orci-
nus hardware configuration, using our “base” software
configuration. These results indicate that many of the
ranks do not change when the cutoff time is higher than
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Fig. 3. Cumulative distribution function of the coverage over runtime
for the Optimal track on Orcinus (“base” configuration).
10 seconds. Moreover, after 10 seconds many of the
planners continue to solve additional instances as the
available running time increases. However, there are a
number of exceptions. DPMPlan solves a significant
number of instances using approximately 70–80 sec-
onds: analyses indicate that this is due to the fact that
this planner uses a sequential portfolio, and around that
running time a new planner is typically started. RIDA
solves the vast majority of its instances using more
than 120 seconds while, on the contrary, the SymBA-1
and SymBA-2 planners do not solve any additional in-
stances using running time cutoffs of more than 100
seconds.
The Agile track planners show a similar overall be-
haviour in terms of coverage. Our analyses indicate
that increasing the available running time leads to an
expected improvement in instance set coverage for
most of the planners: only the Yahsp3 planners show a
flat cumulative coverage function before the 5 minute
limit. Additionally, it seems that the competition rank-
ings are not stable and are significantly affected by the
chosen cutoff time. Figure 4 shows how the IPC run-
time score of planners that took part in the IPC 2014
Agile track is affected by the cutoff time. As it is ap-
parent, many ranks change also when the cutoff time
is higher than 100 seconds, indicating that planners are
still solving instances and improving their IPC runtime
score. Cedalion and ArvandHerd provide a good exam-
ple of the described behavior; their IPC runtime scores
10-1 100 101 102 103
Runtime Cutoff
0
20
40
60
80
100
120
IP
C
 R
u
n
ti
m
e
 S
co
re
SIW
YAHSP3-mt
IBaCoP2
Madagascar, Madagascar-pc
BFS-f, Mercury
IBaCoP
Probe
YAHSP3
Jasper, USE
ArvandHerd
Cedalion
Fig. 4. Cumulative distribution function of the IPC runtime score
over runtime for the Agile track on Orcinus (“base” configuration).
keep growing for cutoff times higher than 1 CPU-time
second. On the contrary, planners like YAHSP3 and
Madagascar are able to solve a significant number of
instances in a very short time –less than 60 seconds–,
but after that their IPC runtime scores do not improve
significantly, as the additional CPU-time does not al-
low them to solve as many additional instances.
According to the results shown in Figures 3 and 4,
the past observation that planners either solve a prob-
lem quickly or fail to solve it within reasonable time
does not appear to hold any longer. Most of the con-
sidered planners can utilise all of the running time pro-
vided in the competition. Remarkably, this observation
not only applies to portfolio-based planners, but also to
those based on a single planning approach. In terms of
the relative impact on planner performance, the impact
of running time differs substantially between planners.
In the Optimal track, performance ranks do not vary
significantly when more than 10 seconds are available.
Agile track rankings, on the other hand, are strongly
affected by the cutoff time.
5.4. The effects of scoring mechanisms
When comparing the performance of two or more
planners, there are several potential alternatives to pro-
duce a ranked ordering. These options include the
number of problem instances solved by each planner
(instance set coverage), IPC runtime/quality scores,
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Table 3
Scores computed for Agile track planners using several alternative
scoring mechanisms. Planners are ordered by their IPC runtime
score, the choice used in the IPC 2014 competition. Higher instance
set coverage and IPC runtime scores are better, and lower PAR-1 and
PAR-10 scores are better.
Scoring Method
Planner Coverage IPC runtime PAR-1 PAR-10
Cedalion 159.4 107.50 161.86 1324.78
ArvandHerd 149.2 89.24 189.96 1451.24
Jasper 140.0 84.84 183.31 1533.31
USE 149.0 79.36 189.44 1452.66
YAHSP3 87.8 73.75 211.17 2064.53
IBaCoP 159.0 71.53 183.68 1350.47
Probe 106.2 71.44 201.64 1877.57
Mercury 125.4 68.21 196.19 1686.98
BFS-f 109.6 66.18 204.40 1847.15
Madagascar 75.0 64.11 221.92 2198.71
Madagascar-pc 87.4 63.43 221.62 2078.84
IBaCoP2 153.8 60.56 196.24 1413.17
YAHSP3-mt 76.8 56.27 228.28 2187.70
SIW 67.2 49.73 246.64 2298.64
Table 4
Scores computed for Optimal track planners using several alternative
scoring mechanisms. Planners are ordered by their instance set cov-
erage, the choice used in the IPC 2014 competition. Higher instance
set coverage and IPC runtime scores are better, and lower PAR-1 and
PAR-10 scores are better.
Scoring Method
Planner Coverage IPC runtime PAR-1 PAR-10
cGamer-bd 130.2 96.93 1048.91 9715.91
RIDA 117.2 53.91 1191.54 10610.69
MIPlan 112.6 58.99 1152.89 10838.17
Metis 112.2 77.12 1148.01 10856.44
NuCeLaR 108.8 51.88 1199.83 11104.97
SymBA-1 108.2 89.02 1118.69 11058.55
SymBA-2 108.0 89.29 1118.67 11070.09
Dynamic-Gamer 107.6 59.94 1217.66 11192.24
DPMPlan 101.4 59.15 1188.68 11521.97
Gamer 96.8 49.84 1280.37 11879.80
Cedalion 95.4 57.25 1246.63 11927.05
Rlazya 91.0 63.41 1272.49 12207.49
SPMaS 75.8 47.44 1372.67 13187.10
Hflow 56.0 40.98 1490.98 14450.98
Hpp-ce 15.0 10.30 1716.27 17048.41
Hpp 15.0 10.14 1711.79 17043.94
and penalised average runtime (PAR) scores. PAR-10
(PAR-1) is a metric often used in automated algorithm
design and empirical analysis experiments, where av-
erage runtime is modified by counting runs that did not
find a plan as ten (one) times the running time cut-
off. The choice of a specific scoring mechanism incen-
tivises competitors to optimise their submissions with
respect to that mechanism, and therefore this choice
can affect the resulting rankings.
In order to investigate the effect of scoring mech-
anisms on planner rankings, we computed instance
set coverage, IPC runtime score, PAR-1 and PAR-10
scores using the independent Agile and Optimal track
runs gathered on the Orcinus base environment config-
uration.
Table 3 summarises the various scoring mechanisms
for the Agile track. The scoring mechanism used in the
competition was the IPC runtime score. This metric pe-
nalises planners for failing to solve problem instances
solved by other planners, and ignores timing differ-
ences between planners successfully solving a prob-
lem instance in less than 1 CPU second. Planners such
as IBaCoP2 appear to have solved almost the same
number of problem instances as the winning planners,
but with running times that reduced their IPC runtime
score substantially. The PAR-1 and PAR-10 scores ap-
pear to be a compromise between instance set coverage
and IPC runtime score.
Table 4 summarises the scoring results for the Opti-
mal track. In this case, the competition scoring metric
was strictly instance set coverage over a 1800 CPU sec-
ond running time cutoff. When the running time to pro-
duce an optimal solution is taken into account cGamer-
bd is still the top-performing planner, but there are
changes in many of the other ranks. For example, the
performance of Metis and the SymBA planners im-
proves significantly, and the RIDA, MIPlan and NuCe-
LaR planners see a decrease.
5.5. The effects of hardware architecture
configuration
Previous work in this area (such as that of Howe
and Dahlman [8]) has presented evidence that the hard-
ware platform used can influence planner performance.
Different CPU-clock speeds can behave like a differ-
ent running time cutoff, different amounts of RAM can
change the problems that can be solved by one algo-
rithm significantly, and the architecture design of the
CPU and other factors can influence performance in
a manner that is harder to predict. What we want to
analyse here is the relative performance changes be-
tween planners from these factors, since this can lead
to a different competition ranking based on the specific
hardware configuration chosen. Here we use the Orci-
nus and Galileo clusters as our two considered hard-
ware configurations, and we also investigate the dif-
ferences between the performance on our clusters and
the official IPC 2014 results. While this analysis does
make every effort to isolate the effects of the hardware
configuration alone, some software influences are still
present since the two clusters run different operating
system versions and several system libraries out of our
control are not identical.
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Fig. 5. Comparison of the ranking using our two hardware configu-
rations (“base” software configuration), for the IPC 2014 Optimal
track. We also show the official IPC 2014 results.
5.5.1. Differences between hardware configurations
Looking at the second and third column of Figures 5
and 6, which respectively represent the results for Or-
cinus and Galileo on each of the considered IPC 2014
tracks, we can see a mixed set of trends. The instance
coverage and IPC runtime score for each track, re-
spectively, are given in Tables 5 and 6. In the Optimal
track, the trend is largely neutral to positive, with most
planners obtaining equal or slightly-higher instance set
coverage on Galileo than Orcinus. However, there are
three exceptions: MIPlan, NuCeLaR, and to a lesser
extent SPMaS. These trends are more significant for
the Agile track due to the use of the IPC runtime score,
with rank changes occurring from both performance
improvement (Jasper, Mercury, BFS-f, Madagascar-
pc, SIW) and performance degradation (ArvandHerd,
Probe, Madagascar, Yahsp3-mt) between Orcinus and
Galileo.
We believe that the cause of the mostly-positive
trends can be partially explained by the better single-
core hardware performance of the Galileo cluster.
Even though Orcinus has a “faster” CPU in terms of
clock speed, Galileo has a newer hardware architec-
ture, more available cache, and better memory band-
width. What we consider most interesting in these ex-
Table 5
Comparison of planner performance on our two hardware configu-
rations (“base” software configuration), for the IPC 2014 Optimal
track. We also show the official IPC 2014 results.
Instance coverage
Planner IPC-2014 Orcinus Galileo
SymBA-2 151 108 109
SymBA-1 143 108.2 108.6
cGamer-bd 120 130.2 132.3
SPMaS 114 75.8 71.3
RIDA 113 117.2 117.6
Dynamic-Gamer 99 107.6 107.6
Cedalion 93 95.4 96
Metis 91 112.2 113
NuCeLaR 90 108.8 98.3
Rlazya 88 91 92.6
Gamer 83 96.8 97
Hflow 53 56 58.3
MIPlan 47 112.6 103
DPMPlan 43 101.4 102
Hpp-ce 15 15 15
Hpp 14 15 15
perimental results are those planners that significantly
deviate from the neutral-to-positive trend, and that
we see both significant performance improvements for
some planners and significant performance degrada-
tion for others. A full explanation for these deviations
is difficult, but our observations suggest that the hard-
ware platform does not affect all planners in the same
way.
5.5.2. Comparison with IPC 2014 results
We now turn our attention to the differences between
the official results of IPC 2014 and the performance
on our two hardware configurations, referring again to
Figures 5, 6, along with Tables 5, and 6.
It should be noted that during the 2014 IPC compe-
tition, participating teams were allowed to require (or
select) the most appropriate version of every software
component needed by the submitted planner, whether
to use 64- or 32-bit execution, and RAM was limited
to 4 GB (while we consider an 8 GB limit). Unfor-
tunately, the cluster used for running the competition
is no longer available, as it was replaced shortly after
the competition. For these reasons, a direct compari-
son between the results obtained on our machines and
the official IPC 2014 results is not possible. However,
we try to analyse here some general trends that can be
observed even in a very rough comparison.
In the Optimal track, the performance differences
causing rank changes between planners are mainly
caused by a few planners with significantly differ-
ent performance between IPC 2014 and our hardware
configurations. The SymBA-1, SymBA-2 and SPMaS
planners show a significant performance degradation,
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Table 6
Comparison of planner performance on our two hardware configura-
tions (“base” configuration), for the IPC 2014 Agile track. We also
show the official IPC 2014 results.
Runtime score
Planner IPC-2014 Orcinus Galileo
YAHSP3 81.2 73.7 73.3
Madagascar-pc 70.5 63.4 65.6
Madagascar 65.4 64.1 63.7
Cedalion 65.3 107.4 113
Probe 65.2 71.4 65.2
BFS-f 60.9 66.1 69.6
ArvandHerd 57.2 89.2 88.4
YAHSP3-mt 51.7 56 45.4
USE 47.3 79.3 81.4
IBaCoP 47 70.1 69
Jasper 42.8 84.8 89.6
Mercury 37.5 67.8 73.1
SIW 35.1 49.6 52.6
IBaCoP2 31.7 59.6 57.3
whereas MIPlan, DPMPlan, Metis and NuCeLaR show
significant performance improvements. The specific
causes of these changes in each planner are unclear,
but we did identify in the IPC 2014 published plan-
ner logs that MIPlan had several crashed runs in the
competition due to a library dependency error, and that
DPMPlan was disproportionally affected by the com-
petition’s 4 GB RAM limit.
In the Agile track we observe a general trend of im-
proved IPC runtime score performance between the
IPC 2014 results and our hardware configurations. As
in the Optimal track, several planners are affected dif-
ferently and exhibit significant performance degrada-
tion, in this case with the two Madagascar and two
Yahsp3 planners. Table 6 demonstrates that the positive
performance trend is also not distributed evenly among
the competing planners, which is the main cause of the
ranking changes other than the planners with perfor-
mance degradation. The Cedalion planner is the sys-
tem that gains the most when run on both of our hard-
ware configurations.
5.5.3. Hardware and software synergies
In order to better understand the role of the hardware
configuration in performance variation, we repeated
the previous analysis for a different software configu-
ration. In this case, we used the “newest” configura-
tion rather than our “base” configuration. We present
side-by-side bump charts for the two analyses in Fig-
ures 7 and 8, respectively, for the Optimal and Agile
tracks. Many of the planners show very similar perfor-
mance changes between our hardware configurations
in both scenarios, but several planners change their be-
haviour dramatically. In the Optimal track, the signifi-
cant performance degradation seen for the MIPlan and
NuCeLaR planners in the “base” configuration disap-
pear completely for the “newest” configuration. In the
Agile track, there are performance differences due to
the running time changes between the two software
configurations, but the trends are largely similar other
than for the two IBaCoP planners which show opposite
trends.
5.6. The effects of software architecture configuration
In order to evaluate the impact of the software envi-
ronment configuration on planner performance, we ex-
amine the results of our eight software configurations
using the consistent hardware configuration provided
by the Orcinus cluster. These eight software configura-
tions reflect the choice of GCC compiler version (4.7.2
or 4.8.2), Python interpreter version (2.7.3 or 2.7.10)
and the version of the Java JDK and virtual machine
(1.7 or 1.8).
Figure 9 shows how the instance set coverage (and
therefore the competition ranking) of the Optimal track
planners are affected by our software configurations.
The corresponding data can be found in Table 7. It ap-
pears that a number of planners have a tangible per-
formance drop when Java 1.8 is used instead of ver-
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(a) “base” configuration.
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Fig. 7. Comparison between the “newest” and the “base” configuration hardware sensitiveness of the Optimal track. The Hpp and Hpp-ce
planners had a constant result of 15 problem instances solved and are not shown here.
sion 1.7. The planners most affected by this are MI-
Plan and NuCeLaR; the planners based on Gamer, i.e.,
Gamer, cGamer-bd and Dynamic-Gamer also show a
performance drop, although not as significant as for the
previously-mentioned solvers. The remaining planners
of the Optimal track show limited, but in the case of
RIDA and SPMaS still noticeable, performance fluctu-
ation.
Figure 10 shows how the software configuration af-
fects the instance coverage of planners from the Agile
track. The corresponding coverage data is presented in
Table 8, along with the IPC runtime scores for the sake
of completeness. We focused on coverage because this
allows for an objective assessment of the performance
of each planner. The IPC score of each planner depends
on the performance of all other planners, and may ob-
scure performance differences in individual planners.
Instead, the instance set coverage of a planner is an ab-
solute measure that does not depend on any other plan-
ner. However, IPC score and coverage are also closely
related: if a planner is unable to solve a given bench-
mark instance, the corresponding IPC runtime score
for the instance will be 0.0.
As shown in Figure 10, some planners from the
Agile track demonstrated a sensitivity to the GCC
compiler version. For example, extreme variation can
be observed in the performance of IBaCoP and IBa-
CoP2. The performance of the other Agile track plan-
ners, in particular Use, ArvandHerd and Jasper, are af-
fected by a combination of GCC compiler and Python
versions. However, we note that ArvandHerd, Jasper
and Yahsp3-mt, which according to the results in Fig-
ure 10 show remarkable performance variation, are
also among the planners with the highest variance on
multiple runs (see Section 5.1). Therefore, there is a
possibility that a portion of the observed software con-
figuration variation is due to stochastic noise that was
not removed by considering the average of five runs.
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Fig. 8. Comparison between the “base” (left) and the “newest” (right) configuration hardware sensitiveness of the Agile track.
To summarise our software configuration analyses,
the specific choice of software configuration has an im-
pact on the performance of planners, in many cases a
significant impact. The impact may be the result of a
number of factors, such as:
• Planner dependence on a variety of software tech-
nologies. Intuitively, this is due to the fact that a
planner can then be affected by multiple changes
simultaneously. This is especially true for portfo-
lio planners, such as NuCeLar.
• Planners that have been highly optimised for spe-
cific versions of a particular software package are
sensitive to subsequent version changes. SymBA,
for instance, explicitly required a specific version
of the GCC compiler to be installed on the IPC
2014 benchmarking environment.
• Major changes in the way in which software com-
ponents work, such as Java JVM memory alloca-
tion and garbage collection from version 1.7 to
1.8, strongly affect planners relying on those com-
ponents.
As impacts are not distributed evenly among all
planners, the choice of specific software configuration
can dramatically affect competition results.
6. Conclusions and future work
In this work we presented an empirical investiga-
tion of solver performance variation across several op-
tions for hardware and software architecture config-
uration. For each of our 8 software and 2 hardware
configurations, we ran the planners used in the deter-
ministic optimal and agile tracks of the 2014 Inter-
national Planning Competition (IPC 2014), effectively
repeating the 2014 competition multiple times, inde-
pendently for each considered configuration.
Our analysis shows that the hardware and software
environment has a significant effect on solver perfor-
mance, and that this effect can also vary significantly
for different solvers. As a result, rankings in competi-
tions such as the IPC cannot be expected to generalise
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Fig. 9. Performance achieved by the planners of the Optimal track, in terms of number of instances solved, among different software configura-
tions on Orcinus. The Hpp and Hpp-ce planners had a constant result of 15 problem instances solved and are not shown here.
completely to hardware or software environments dif-
ferent from those used in the competition. This may
partially be due to the fact that many planners show
similar (comparable) performance, but the impact of
hardware and software environment can also dramati-
cally change performance. In fact, for both of our con-
sidered IPC tracks we empirically observed a differ-
ent top planner than in the official competition results.
These hardware and software environment changes can
be as minor as the version of the compiler used to cre-
ate each solver executable: in our case GCC 4.7.2 vs.
4.8.2.
Furthermore, we also provide empirical evidence for
the common belief that the choice of competition run-
ning time cutoffs and memory limits affect solver per-
formance differently for different solvers, and thus can
affect the resulting rankings.
While our experimental observations suggest that
competition performance results should be carefully
interpreted, we caution that these observations should
not be taken as making past competition results some-
how invalid, or diminishing the utility of solver compe-
titions in general. Given our experimental results, we
do recommend that users evaluate as many of the top-
ranked solvers as possible in their own hardware and
software environments when making decisions about
the “best” solver for a specific problem.
Attempting to compensate for many of the sources
of performance variation discussed in this paper would
place a heavy burden on competition organisers, both
in terms of time and additional computational re-
sources. Specifically for the IPC, increasing the mem-
ory limits used to 8 GB does appear to result in a
general improvement of planners’ performance on ex-
isting benchmark instances, thus possibly providing a
better snapshot of the actual performance of consid-
ered planners, and performing multiple planner runs on
each benchmark instance would also help limit vari-
ance with only minimal additional human effort. Al-
lowing competitors the ability to customise their own
software configuration for the competition would po-
tentially reduce this source of variation, but would also
have a side effect of newly biasing the competition re-
sults toward competitors with the sophisticated knowl-
edge, computational resources and time to do the per-
formance tuning required.
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Fig. 10. Number of problem instances solved (instance coverage) by planners from the Agile track, using our 8 different software configurations
on Orcinus.
We see several possible avenues for future work:
first, a deeper investigation into specific planners such
as SymBA, SPMaS, MIPlan and DPMPlan, which ex-
hibited extremely large performance swings between
our two hardware configurations; second, using the
knowledge gained in this work, the study and de-
velopment of a competition measuring solver perfor-
mance across several distinct hardware and software
environments; finally, a thorough analysis of additional
sources of performance variation not covered in this
paper, including benchmark instance set selection and
solver stochasticity.
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Planner Python 2.7.3 Python 2.7.3 Python 2.7.10 Python 2.7.10
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gcc 4.7.2 gcc 4.8.2 gcc 4.7.2 gcc 4.8.2
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JVM 1.8 JVM 1.8 JVM 1.8 JVM 1.8
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Madagascar-pc 63.1 86.6 62.6 86 63.2 87.2 62.4 85.8
YAHSP3-mt 53.7 74.4 54.4 76.6 56 77.6 53.4 74.6
Madagascar 63.9 75 64.1 75 64 75 63.3 75
SIW 49.4 66 50.3 67.6 50 67.2 50.1 67.2
